View ST7036-0A_1317558.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ST
Sitronix
Preliminary
ST7036
Dot Matrix LCD Controller/Driver
Features
5 x 8 dot matrix possible Low power operation support: -- 2.7 to 5.5V Range of LCD driver power -- 2.7 to 7.0V 2 4-bit, 8-bit, serial or 400kbits/s fast I C-bus MPU interface enabled 80 x 8-bit display RAM (80 characters max.) 10,240-bit character generator ROM for a total of 256 character fonts(max) 64 x 8-bit character generator RAM(max) Support two display mode: 16-com x 100-seg and 80 ICON 24-com x 80-seg and 80 ICON 16 x 5 -bit ICON RAM(max) Wide range of instruction functions: Display clear, cursor home, display on/off, cursor on/off, display character blink, cursor shift, display shift, double height font Automatic reset circuit that initializes the controller/driver after power on and external reset pin Internal oscillator(Frequency=540kHz) and external clock Built-in voltage booster and follower circuit (low power consumption ) COM/SEG direction selectable Multi-selectable for CGRAM/CGROM size Instruction compatible to ST7066U and KS0066U and HD44780 Available in COG type
Description
The ST7036 dot-matrix liquid crystal display controller and
driver LSI displays alphanumeric, Japanese kana characters, and symbols. It can be configured to drive a dot-matrix liquid crystal display under the control of a 4-/ 2 8-bit, serial or fast I C interface microprocessor. Since all the functions such as display RAM, character generator, and liquid crystal driver, required for driving a dot-matrix liquid crystal display are internally provided on one chip, a minimal system can be interfaced with this controller/driver. The ST7036 character generator ROM is extended to generate 256 5x8dot character fonts for a total of 256 different character fonts. The low power supply (2.7V to 5.5V) of the ST7036 is suitable for any portable battery-driven product requiring low power dissipation. The ST7036 LCD driver consists of 17 common signal drivers and 100 segment signal drivers. And the second mode is consists of 25 common signal and 80 segment signal drivers. The maximum display RAM size can be either 80 characters in 1-line display or 40 characters in 2-line display or 16 characters in 3-line. A single ST7036 can display up to one 20-character line or two 20-character lines or three 16-character lines. No extra drivers can be cascaded.
product Name
ST7036-0A -
Character generator ROM Size
256 -
OPR1 OPR2 Support Character
1 1 English / Japan/Europe -
ST7036 ST7036i
6800-4bit / 8bit interface (without IIC interface) IIC interface
Note: IC option not available for EA DOG series !
V1.1
1/72
2003/12/24
ST7036
Version
0.1a 0.1b 0.2a 1.0 1.1
ST7036 Serial Specification Revision History Date Description
2003/04/28 1 Edition PAD Dimension: 2003/06/03 IC L mark location modified Chip Size X/Y modified 2003/09/01 1. Include ST7036i 1. 2. 1. 2003/12/24 2. 2003/10/24 Add application circuit for 3 line display. 4 bit interface program example modified. Remove the instruction of frequency adjust. Add the detail of CGRAM/CGROM arrangement.
st
V1.1
2/72
2003/12/24
ST7036 Pad Dimensions
Chip Size: 5190.0X910.0 m Bump Pitch : 55 m ( min ) Bump Height : 17 m ( typ. ) Bump Size : Pad No.1~52 : 56 x 72 m Pad No.53~170 : 35 x 101 m
V1.1
3/72
2003/12/24
ST7036 Pad Location Coordinates(N3=0 1 line/2 line)
Pad No.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
Function
XRESET OSC VDD RS CSB RW E DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 VSS VSS VSS OPF1 OPF2 OPR1 OPR2 SHLC SHLS N3 TEST1 VDD VDD VDD VIN VIN VOUT VOUT PSB VSS PSI2B CAP1P CAP1P EXT VSS
X
1859 1783 1707 1631 1555 1479 1403 1327 1251 1175 1099 1023 947 871 795 719 643 567 491 415 339 263 187 111 35 -41 -117 -193 -269 -345 -421 -497 -573 -649 -725 -801 -877 -953 -1029 -1105
Y
393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393
Pad No.
41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
Function
CLS CAP1N CAP1N VOUT VOUT V0 V0 V1 V2 V3 V4 NC COM[8] COM[7] COM[6] COM[5] COM[4] COM[3] COM[2] COM[1] COMI1 SEG[1] SEG[2] SEG[3] SEG[4] SEG[5] SEG[6] SEG[7] SEG[8] SEG[9] SEG[10] SEG[11] SEG[12] SEG[13] SEG[14] SEG[15] SEG[16] SEG[17] SEG[18] SEG[19]
X
-1181 -1257 -1333 -1409 -1485 -1561 -1637 -1713 -1789 -1865 -1941 -2017 -2125 -2180 -2235 -2290 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2253 -2198 -2143 -2088 -2033 -1978 -1923 -1868 -1813 -1758
Y
393 393 393 393 393 393 393 393 393 393 393 393 378 378 378 378 365 310 255 200 145 90 35 -20 -75 -130 -185 -240 -295 -350 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378
V1.1
4/72
2003/12/24
ST7036
Pad No.
81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
Function
SEG[20] SEG[21] SEG[22] SEG[23] SEG[24] SEG[25] SEG[26] SEG[27] SEG[28] SEG[29] SEG[30] SEG[31] SEG[32] SEG[33] SEG[34] SEG[35] SEG[36] SEG[37] SEG[38] SEG[39] SEG[40] SEG[41] SEG[42] SEG[43] SEG[44] SEG[45] SEG[46] SEG[47] SEG[48] SEG[49] SEG[50] SEG[51] SEG[52] SEG[53] SEG[54] SEG[55] SEG[56] SEG[57] SEG[58] SEG[59]
X
-1703 -1648 -1593 -1538 -1483 -1428 -1373 -1318 -1263 -1208 -1153 -1098 -1043 -988 -933 -878 -823 -768 -713 -658 -603 -548 -493 -438 -383 -328 -273 -218 -163 -108 -53 2 57 112 167 222 277 332 387 442
Y
-378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378
Pad No.
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
Function
SEG[60] SEG[61] SEG[62] SEG[63] SEG[64] SEG[65] SEG[66] SEG[67] SEG[68] SEG[69] SEG[70] SEG[71] SEG[72] SEG[73] SEG[74] SEG[75] SEG[76] SEG[77] SEG[78] SEG[79] SEG[80] SEG[81] SEG[82] SEG[83] SEG[84] SEG[85] SEG[86] SEG[87] SEG[88] SEG[89] SEG[90] SEG[91] SEG[92] SEG[93] SEG[94] SEG[95] SEG[96] SEG[97] SEG[98] SEG[99]
X
497 552 607 662 717 772 827 882 937 992 1047 1102 1157 1212 1267 1322 1377 1432 1487 1542 1597 1652 1707 1762 1817 1872 1927 1982 2037 2092 2147 2202 2518 2518 2518 2518 2518 2518 2518 2518
Y
-378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -350 -295 -240 -185 -130 -75 -20 35
V1.1
5/72
2003/12/24
ST7036
Pad No.
161 162 163 164 165 166 167 168 169 170
Function
SEG[100] COM[9] COM[10] COM[11] COM[12] COM[13] COM[14] COM[15] COM[16] COMI2
X
2518 2518 2518 2518 2518 2518 2290 2235 2180 2125
Y
90 145 200 255 310 365 378 378 378 378
Pad No.
Function
X
Y
V1.1
6/72
2003/12/24
ST7036 Pad Location Coordinates(N3=1 3 line)
Pad No.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
Function
XRESET OSC VDD RS CSB RW E DB0 DB1 DB2 DB3 DB4 DB5 DB6 DB7 VSS VSS VSS OPF1 OPF2 OPR1 OPR2 SHLC SHLS N3 TEST1 VDD VDD VDD VIN VIN VOUT VOUT PSB VSS PSI2B CAP1P CAP1P EXT VSS
X
1859 1783 1707 1631 1555 1479 1403 1327 1251 1175 1099 1023 947 871 795 719 643 567 491 415 339 263 187 111 35 -41 -117 -193 -269 -345 -421 -497 -573 -649 -725 -801 -877 -953 -1029 -1105
Y
393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393 393
Pad No.
41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
Function
CLS CAP1N CAP1N VOUT VOUT V0 V0 V1 V2 V3 V4 NC COM[12] COM[11] COM[10] COM[9] COM[8] COM[7] COM[6] COM[5] NC COM[4] COM[3] COM[2] COM[1] COMI1 NC NC NC NC NC SEG[1] SEG[2] SEG[3] SEG[4] SEG[5] SEG[6] SEG[7] SEG[8] SEG[9]
X
-1181 -1257 -1333 -1409 -1485 -1561 -1637 -1713 -1789 -1865 -1941 -2017 -2125 -2180 -2235 -2290 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2518 -2253 -2198 -2143 -2088 -2033 -1978 -1923 -1868 -1813 -1758
Y
393 393 393 393 393 393 393 393 393 393 393 393 378 378 378 378 365 310 255 200 145 90 35 -20 -75 -130 -185 -240 -295 -350 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378
V1.1
7/72
2003/12/24
ST7036
Pad No.
81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
Function
SEG[10] SEG[11] SEG[12] SEG[13] SEG[14] SEG[15] SEG[16] SEG[17] SEG[18] SEG[19] SEG[20] SEG[21] SEG[22] SEG[23] SEG[24] SEG[25] SEG[26] SEG[27] SEG[28] SEG[29] SEG[30] SEG[31] SEG[32] SEG[33] SEG[34] SEG[35] SEG[36] SEG[37] SEG[38] SEG[39] SEG[40] SEG[41] SEG[42] SEG[43] SEG[44] SEG[45] SEG[46] SEG[47] SEG[48] SEG[49]
X
-1703 -1648 -1593 -1538 -1483 -1428 -1373 -1318 -1263 -1208 -1153 -1098 -1043 -988 -933 -878 -823 -768 -713 -658 -603 -548 -493 -438 -383 -328 -273 -218 -163 -108 -53 2 57 112 167 222 277 332 387 442
Y
-378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378
Pad No.
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
Function
SEG[50] SEG[51] SEG[52] SEG[53] SEG[54] SEG[55] SEG[56] SEG[57] SEG[58] SEG[59] SEG[60] SEG[61] SEG[62] SEG[63] SEG[64] SEG[65] SEG[66] SEG[67] SEG[68] SEG[69] SEG[70] SEG[71] SEG[72] SEG[73] SEG[74] SEG[75] SEG[76] SEG[77] SEG[78] SEG[79] SEG[80] NC NC NC NC NC NC COM[13] COM[14] COM[15]
X
497 552 607 662 717 772 827 882 937 992 1047 1102 1157 1212 1267 1322 1377 1432 1487 1542 1597 1652 1707 1762 1817 1872 1927 1982 2037 2092 2147 2202 2518 2518 2518 2518 2518 2518 2518 2518
Y
-378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -378 -350 -295 -240 -185 -130 -75 -20 35
V1.1
8/72
2003/12/24
ST7036
Pad No.
161 162 163 164 165 166 167 168 169 170
Function
COM[16] COM[17] COM[18] COM[19] COM[20] COM[21] COM[22] COM[23] COM[24] COMI2
X
2518 2518 2518 2518 2518 2518 2290 2235 2180 2125
Y
90 145 200 255 310 365 378 378 378 378
Pad No.
Function
X
Y
V1.1
9/72
2003/12/24
ST7036 Block Diagram
OSC XRESET Reset circuit Instruction register(IR) Instruction decoder RS RW E CSB PSB PSI2B
CPG
Timing generator
CLS
Display data RAM (DDRAM) 80x8 bits
24-bit shift register
Common signal driver
COM1 to COM16 (OR 24) COMI
MPU interface Address counter (AC)
100-bit shift register
100-bit latch circuit
Segment signal driver
SEG1 to SEG100
DB4 to DB7 Input/ output buffer
Data register (DR) LCD drive voltage follower
V0~V4
DB0 to DB3
VOUT
Busy flag
SHLC SHLS EXT N3 OPR1,2 OPF1,2 VSS
Character generator RAM (CGRAM) 64 bytes ICON RAM 80 bits
Character generator ROM (CGROM) 10.240 bits
Cursor and blink controller
Voltage booster circuit
VIN CAP1P CAP1N
Parallel/serial converter and attribute circuit
VDD
V1.1
10/72
2003/12/24
ST7036 Pin Function
Name
XRESET
Number
1
I/O Interfaced with
I MPU Low active. Select registers.
Function
External reset pin. Only if the power on reset be used, the XRESET pin could be fixed to VDD.
RS
1
I
MPU
0: Instruction register (for write) Busy flag & address counter (for read) 1: Data register (for write and read) Select read or write(In parallel mode).
R/W
1
I
MPU
0: Write 1: Read Starts data read/write. ("E" must connect to "VDD" when serial mode is selected.) Chip select in parallel mode and serial interface(Low active). When the CSB in falling edge state ( in serial interface ), the shift register and the counter are reset. DB0~DB3 are four low order bi-directional data bus pins. DB0~DB3 are used for data transfer and receive between the MPU and the ST7036. These pins are not used during 4-bit operation and must connect to VDD. DB4~DB7 are four high order bi-directional data bus pins. DB4~DB7 are used for data transfer and receive between the MPU and the ST7036. DB7 can be used as a busy flag. In serial interface mode DB7 is SI(input data),DB6 is SCL(serial clock). In I C interface DB7 is slave address A1, DB6 is slave address A0, DB5 DB4 DB3 are SDA -out, DB2 DB1 are SDA-in and D0 is SCL. SDA and SCL must connect to I C bus ( I C bus means that connecting a resister between SDA/SCL and the power of I C bus ). Extension instruction select: 0:enable extension instruction(add contrast/ICON/double
2 2 2 2
E
1
I
MPU
CSB
1
I
MPU
DB0 to DB7
8
I/O
MPU
Ext
1
I
ITO option
height font/ extension instruction) 1:disable extension instruction(compatible to ST7066U, but without 5x11dot font) Interface selection 0:serial mode
PSB
1
I
MPU
("E" must connect to "VDD" when serial mode is selected.) 1:parallel mode(4/8 bit) In I C interface PSB must connect to VDD PSB 0 PSI2B 0 1 0 1 Interface No use SI4 SI2 ( I C ) Parallel 68
2 2
PSI2B
1
I
ITO option
0 1 1
V1.1
11/72
2003/12/24
ST7036
Name Number I/O Interfaced with
OPR1 OPR1,OPR2 2 I ITO option 0 0 1 1 SHLC 1 I ITO option OPR2 0 1 0 1
Function
Character generator select: CGROM 240 250 248 256 CGRAM 8 6 8 0
Common signals direction select: 0:Com1~24Row address 23~0(Invert) 1:Com1~24Row address 0~23(Normal) Segment signals direction select: SHLS 1 I ITO option 0:Seg1~100Column address 99~0(Invert) 1:Seg1~100Column address 0~99(Normal) COM1 to COM16 COMI2 COMI1 Seg1~Seg10 Seg91~Seg100 N3 SEG11 to SEG90 Common signals that are not used are changed 16 O LCD to non-selection waveform. COM9 to COM16 are non-selection waveforms at 1/8 or 1/9 duty factor 1 21 O O LCD LCD ICON common signals Select "N3" pin for common or segment waveform output (follow up table 2 defined) 1 line/2 line or 3 line select : 1 I ITO option 0:1 line/2 line SEG0~SEG100:normal 1:3 line COMI1,SEG1~SEG5,SEG97~SEG100 re-defined 80 O LCD Segment signals The built-in voltage follower circuit selection OPF1 OPF2 OPF1,OPF2 2 I ITO option 0 0 1 1 CAP1P CAP1N VIN VOUT 2 2 2 4 Power supply Power supply Power supply Power supply 0 1 0 1 Bias select Built-in voltage follower(only use at EXT=0) Built-in bias resistor(3.3K) Built-in bias resistor(9.6K) External bias resistor select
For voltage booster circuit(VDD-VSS) External capacitor about 0.1u~4.7uf Input the voltage to booster DC/DC voltage converter. Connect a capacitor between this terminal and VIN when the built-in booster is used. Power supply for LCD drive V0-Vss = 7V (Max) Built-in/external Voltage follower circuit VDD : 2.7V to 5.5V, VSS: 0V Internal/External oscillation select 0:external clock 1:internal oscillation When the pin input is an external clock, it must be input to OSC. When the on-chip oscillator is used, it must be connected to VDD. TEST1 must connect to VDD.
V0 to V4 VDD,VSS CLS
6 4,5 1
I
Power supply Power supply ITO option
OSC
1
I
Oscillation
TEST1
1
I/O
Test pin
V1.1
12/72
2003/12/24
ST7036 EXT option pin difference table
Mode Difference Booster
Normal mode (EXT=1)
( Instruction compatible to ST7066U )
Always OFF Can't use the follower circuit
Extension mode (EXT=0)
ON/OFF controlled by instruction
Bias (V0~V4)
Only use external resistor or internal resistor(1/5 Follower or internal/external resistor selectable bias) 1. Controlled by instruction with follower
Contrast adjust
Control by external VR
2. Controlled by external VR with internal/external resistor
ICON RAM Instruction Double height font
Can't be use Control normal instruction similar to ST7066U. Only 5x8 font
RAM size has 80 bit width(S1~S80). Control extension instruction for low power consumption. Can set 5x8 or 5x16 font
V1.1
13/72
2003/12/24
ST7036 Function Description
System Interface 2 This chip has all four kinds of interface type with MPU: 4-bit bus, 8-bit bus, serial and fast I C interface. 4-bit bus or 8-bit bus is selected by DL bit in the instruction register. During read or write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register(IR). The data register(DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM/ICON RAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM/ICON RAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically. The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data. To select register, use RS input pin in 4-bit/8-bit bus mode.
RS R/W
L L H H L H L H
Operation
Instruction Write operation (MPU writes Instruction code into IR) Read Busy Flag(DB7) and address counter (DB0 ~ DB6) Data Write operation (MPU writes data into DR) Data Read operation (MPU reads data from DR)
Table 1. Various kinds of operations according to RS and R/W bits. I C interface
It just only could write Data or Instruction to ST7036 by the IIC Interface. It could not read Data or Instruction from ST7036 (except Acknowledge signal). SCL: serial clock input SDA_IN: serial data input SDA_OUT: acknowledge response output Slaver address could set from "0111100" to "0111111". The I C interface send RAM data and executes the commands sent via the I C Interface. It could send data in to the RAM. 2 The I C Interface is two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy. BIT TRANSFER One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Fig.1. START AND STOP CONDITIONS Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig.2. SYSTEM CONFIGURATION The system configuration is illustrated in Fig.3. * Transmitter: the device, which sends the data to the bus * Master: the device, which initiates a transfer, generates clock signals and terminates a transfer * Slave: the device addressed by a master * Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message
2 2
2
V1.1
14/72
2003/12/24
ST7036
* Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted * Synchronization: procedure to synchronize the clock signals of two or more devices. ACKNOWLEDGE Acknowledge signal (ACK) is not BF signal in parallel interface. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP 2 condition. Acknowledgement on the I C Interface is illustrated in Fig.4.
SDA SCL
data line stable; data valid change of data allowed
Fig .1 Bit transfer
SDA SCL S
START condition
Fig .2 Definition of START and STOP conditions
P
STOP condition
MASTER TRANSMITTER/ RECEIVER
SLAVE RECEIVER (1) 0111100
SLAVE RECEIVER (2) 0111101
SLAVE RECEIVER (3) 0111110
SLAVE RECEIVER (4) 0111111
SDA SCL
Fig .3 System configuration
V1.1
15/72
2003/12/24
ST7036
DATA OUTPUT BY TRANSMITTER DATA OUTPUT BY RECEIVER SCL FROM MASTER
not acknowledge acknowledge 1 2 8 9
S
START condition
clock pulse for acknowledgement
Fig .4 Acknowledgement on the IIC Interface
I C Interface protocol The ST7036 supports command, data write addressed slaves on the bus. 2 Before any data is transmitted on the I C Interface, the device, which should respond, is addressed first. Four 7-bit slave addresses (0111100 to 0111111) are reserved for the ST7036. The R/W is assigned to 0 for Write only. 2 The I C Interface protocol is illustrated in Fig.5. The sequence is initiated with a START condition (S) from the I C Interface master, which is followed by the slave address. 2 All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I C Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves. A command word consists of a control byte, which defines Co and RS, plus a data byte. The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the RS bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the RS bit setting; either a series of display data bytes or command data bytes may follow. If the RS bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended ST7036i device. If the RS bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received 2 commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the I C INTERFACE-bus master issues a STOP condition (P).
2
2
V1.1
16/72
2003/12/24
ST7036
Write mode
acknowledgement from ST7036i
R S
acknowledgement from ST7036i
acknowledgement from ST7036i
R S
acknowledgement from ST7036i
acknowledgement from ST7036i
S01111 100A1 slave address
R/W
control byte
A
data byte
A0
control byte
A
data byte
AP
2n>=0 bytes command word Co Co
1 byte
n>=0 bytes MSB.......................LSB
01111 10 slave address
R / W
CR 000000 oS
DDDDDDDD 76543210
control byte
data byte
Co
0 1
Fig .5 IIC Interface protocol Last control byte to be sent. Only a stream of data bytes is allowed to follow. This stream may only be terminated by a STOP condition. Another control byte will follow the data byte unless a STOP condition is received.
During write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register(IR). The data register(DR) is used as temporary data storage place for being written into DDRAM/CGRAM/ICON RAM, target RAM is selected by RAM address setting instruction. Each internal operation, writing into RAM, is done automatically. So to speak, after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically. The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data. To select register, use RS bit input in IIC interface.
RS R/W
L H L L
Operation
Instruction Write operation (MPU writes Instruction code into IR) Data Write operation (MPU writes data into DR)
Table 2. Various kinds of operations according to RS and R/W bits.
Busy Flag (BF) When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High. Address Counter (AC) Address Counter(AC) stores DDRAM/CGRAM/ICON RAM address, transferred from IR. After writing into (reading from) DDRAM/CGRAM/ICON RAM, AC is automatically increased (decreased) by 1. When RS = "Low" and R/W = "High", AC can be read through DB0 ~ DB6 ports.
V1.1
17/72
2003/12/24
ST7036
Display Data RAM (DDRAM)
Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80 x 8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 6 for the relationships between DDRAM addresses and positions on the liquid crystal display. The DDRAM address (ADD ) is set in the address counter (AC) as hexadecimal.
1-line display (N3=0,N = 0) (Figure 7)
When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the ST7036, 20 characters are displayed. See Figure 7. When the display shift operation is performed, the DDRAM address shifts. See Figure 8.
High order bits
Low order bits
Example : DDRAM Address 4F
AC6 AC5 AC4 AC3 AC2 AC1 AC0
1
0
0
1
1
1
1
Fig. 6 DDRAM Address
Display Position (digit)
1
DDRAM Address 00
2
3
4
5
6 ........
78 79 80 4D 4E 4F
01 02 03 04 05
Fig. 7 1-Line Display
Display Position DDRAM Address
1
2
3
4 ....
20 13
00 01 02 03
For Shift Left
01 02 03 04
....
14
For Shift Right
4F 00 01 02
....
12
Fig. 8 1-Line by 20-Character Display Example
V1.1
18/72
2003/12/24
ST7036
2-line display (N3=0,N = 1) (Figure 9)
Case 1: When the number of display characters is less than 40 x 2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the ST7036 is used, 20 characters x 2 lines are displayed. See Figure 9. When display shift operation is performed, the DDRAM address shifts. See Figure 10.
Display Position
1
DDRAM Address (hexadecimal)
2
3
4
5
6 ........ ........
38 39 40 25 26 27 65 66 67
00 01 02 03 04 05 40 41 42 43 44 45
Fig. 9 2-Line Display
Display Position DDRAM Address
1
2
3
4
5
6
7
8
............... ...............
17 18 19 20 10 11 12 13 50 51 52 53 11 12 13 14 51 52 53 54 0F 10 11 12 4F 50 51 52
00 01 02 03 04 05 06 07 40 41 42 43 44 45 46 47 01 02 03 04 05 06 07 08 41 42 43 44 45 46 47 48 27 00 01 02 03 04 05 06 67 40 41 42 43 44 45 46
For Shift Left
............... ...............
For Shift Right
............... ...............
Fig. 10 2-Line by 20-Character Display Example
V1.1
19/72
2003/12/24
ST7036
3-line display (N3=1,N =1) (Figure 11)
Case 1: When the number of display characters is less than 16 x 3 lines, the tree lines are displayed from the head. For example, when just the ST7036 is used, 16 characters x 3 lines are displayed. See Figure 11. When display shift operation is performed, the DDRAM address shifts. See Figure 12.
Display Position
1
DDRAM Address (hexadecimal)
2
3
4
5
6 ........ ........ ........
14 15 16 0D 0E 0F 1D 1E 1F 2D 2E 2F
00 01 02 03 04 05 10 11 12 13 14 15 20 21 22 23 24 25
Fig. 11 3-Line Display
Display Position
1
DDRAM Address (hexadecimal)
2
3
4
5
6 ........ ........ ........
14 15 16 0D 0E 0F 1D 1E 1F 2D 2E 2F 14 15 16 ........ ........ ........ 0E 0F 00 1E 1F 10 2E 2F 20 14 15 16 ........ ........ ........ 0C 0D 0E 1C 1D 1E 2C 2D 2E
00 01 02 03 04 05 10 11 12 13 14 15 20 21 22 23 24 25 1 2 3 4 5 6
01 02 03 04 05 06
For Shift Left
11 12 13 14 15 16 21 22 23 24 25 26 1 2 3 4 5 6
0F 00 01 02 03 04
For Shift Right
1F 10 11 12 13 14 2F 20 21 22 23 24
Fig. 12 3-Line Display
V1.1
20/72
2003/12/24
ST7036
Character Generator ROM (CGROM) The character generator ROM generates 5 x 8 dot character patterns from 8-bit character codes. It can generate 240/250/248/256 5 x 8 dot character patterns(select by OPR1/2 ITO pin). User-defined character patterns are also available by mask-programmed ROM. Character Generator RAM (CGRAM) In the character generator RAM, the user can rewrite character patterns by program. For 5 x 8 dots, eight character patterns can be written.
Write into DDRAM the character codes at the addresses shown as the left column of Table 5 to show the character patterns stored in CGRAM. See Table 5 for the relationship between CGRAM addresses and data and display patterns. Areas that are not used for display can be used as general data RAM.
ICON RAM In the ICON RAM, the user can rewrite icon pattern by program. There are totally 80 dots for icon can be written. See Table 6 for the relationship between ICON RAM address and data and the display patterns. Timing Generation Circuit The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area. LCD Driver Circuit(N3=0) LCD Driver circuit has 17 common and 100 segment signals for LCD driving. Data from CGRAM/CGROM/ICON is transferred to 100 bit segment latch serially, and then it is stored to 100 bit shift latch. When each common is selected by 17 bit common register, segment data also output through segment driver from 100 bit segment latch. In case of 1-line display mode, COM1 ~ COM8(with COMI) have 1/9 duty, and in 2-line mode, COM1 ~ COM16(with COMI) have 1/17 duty ratio. LCD Driver Circuit(N3=1) LCD Driver circuit has 25 common and 80 segment signals for LCD driving. Data from CGRAM/CGROM/ICON is transferred to 80 bit segment latch serially, and then it is stored to 80 bit shift latch. When each common is selected by 25 bit common register, segment data also output through segment driver from 80 bit segment latch. In case of 3-line display mode, COM1 ~ COM24(with COMI) have 1/25 duty. COM/SEG Output pins
N3 VSS VDD COMI1 COMI1 NC COM [1:8] COM [1:8] COM [5:12] SEG [1:5] SEG [1:5] COM[4:1] + COMI1 SEG [6:10] SEG [6:10] NC SEG [11:90] SEG [11:90] SEG [1:80] SEG [91:96] SEG [91:96] NC SEG [97:100] SEG [97:100] COM [13:16] COM [9:16] COM [9:16] COM [17:24] COMI2 COMI2 COMI2
Table 3. COM/SEG output define Cursor/Blink Control Circuit It can generate the cursor or blink in the cursor/blink control circuit. The cursor or the blink appears in the digit at the display data RAM address set in the address counter.
V1.1
21/72
2003/12/24
ST7036
Table 4 Correspondence between Character Codes and Character Patterns
V1.1
22/72
2003/12/24
ST7036
CGRAM/CGROM arrangement with (OPR1, OPR2)=
V1.1
23/72
2003/12/24
ST7036
Character Code (DDRAM Data)
b7 b6 b5 b4 b3 b2 0 0 0 0 00000 0 0 0 0 0 0 0 00000 0 0 0 b1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
CGRAM Address
b0 b5 b4 b3 b2 0 0 0 0 0 0 0 0 000 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 001 1 1 1 1 1 1 1 1 b1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
Character Patterns (CGRAM Data)
b0 b7 b6 b5 b4 0 1 1 0 0 0 1 0 --0 0 1 0 0 0 1 0 0 1 1 1 0 1 1 1 --0 1 1 1 0 1 1 0 b3 1 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 b2 1 1 1 1 1 1 1 0 1 0 0 1 1 0 0 0 b1 1 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 b0 1 0 0 0 0 0 0 0 0 1 1 0 0 0 1 0
Table 5 Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data)
Notes: 1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types). 2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bits will light up the 8th line regardless of the cursor presence. 3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left). 4. As shown Table 5, CGRAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00H or 08H. 5. "1" for CGRAM data corresponds to display selection and "0" to non-selection,"-" Indicates no effect. 6. Different OPR1/2 ITO option can select different CGRAM size.
V1.1
24/72
2003/12/24
ST7036
When SHLS=1, ICON RAM map refer below table ICON address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH ICON RAM bits D7 D6 D5 D4 S1 S6 S11 S16 S21 S26 S31 S36 S41 S46 S51 S56 S61 S66 S71 S76 D3 S2 S7 S12 S17 S22 S27 S32 S37 S42 S47 S52 S57 S62 S67 S72 S77 D2 S3 S8 S13 S18 S23 S28 S33 S38 S43 S48 S53 S58 S63 S68 S73 S78 D1 S4 S9 S14 S19 S24 S29 S34 S39 S44 S49 S54 S59 S64 S69 S74 S79 D0 S5 S10 S15 S20 S25 S30 S35 S40 S45 S50 S55 S60 S65 S70 S75 S80
When SHLS=0, ICON RAM map refer below table ICON address 00H 01H 02H 03H 04H 05H 06H 07H 08H 09H 0AH 0BH 0CH 0DH 0EH 0FH ICON RAM bits D7 D6 D5 D4 S80 S75 S70 S65 S60 S55 S50 S45 S40 S35 S30 S25 S20 S15 S10 S5 D3 S79 S74 S69 S64 S59 S54 S49 S44 S39 S34 S29 S24 S19 S14 S9 S4 D2 S78 S73 S68 S63 S58 S53 S48 S43 S38 S33 S28 S23 S18 S13 S8 S3 D1 S77 S72 S67 S62 S57 S52 S47 S42 S37 S32 S27 S22 S17 S12 S7 S2 D0 S76 S71 S66 S61 S56 S51 S46 S41 S36 S31 S26 S21 S16 S11 S6 S1
Table 6 ICON RAM map When ICON RAM data is filled the corresponding position displayed is described as the following table.
V1.1
25/72
2003/12/24
ST7036 Instructions
There are four categories of instructions that: Designate ST7036 functions, such as display format, data length, etc. Set internal RAM addresses Perform data transfer with internal RAM Others
instruction table at "Normal mode"
(when "EXT" option pin connect to VDD, the instruction set follow below table)
Instruction
Instruction Code
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Description
0 1
Instruction Execution Time OSC= OSC= OSC= 380kHz 540kHz 700kHz 1.08 ms 1.08 ms 0.76 ms 0.76 ms 0.59 ms 0.59 ms
Clear Display Return Home Entry Mode Set Display ON/OFF Cursor or Display Shift Function Set Set CGRAM Set DDRAM Address Read Busy Flag and Address Write Data to RAM Read Data from RAM
0
0
0
0
0
0
0
0
Write "20H" to DDRAM. and set DDRAM address to "00H" from AC
0
0
0
0
0
0
0
0
1
Set DDRAM address to "00H" from AC and return cursor to its original X position if shifted. The contents of DDRAM are not changed. Sets cursor move direction and specifies display shift. These S operations are performed during data write and read.
B
0
0
0
0
0
0
0
1
I/D
26.3 s 18.5 s 14.3 s
0
0
0
0
0
0
1
D
C
D=1:entire display on C=1:cursor on B=1:cursor position on
26.3 s 18.5 s 14.3 s
0
0
0
0
0
1
S/C R/L
X
S/C and R/L: Set cursor moving and display shift 26.3 s 18.5 s 14.3 s X control bit, and the direction, without changing DDRAM data.
X
0
0
0
0
1
DL
N
X
X
DL: interface data is 8/4 bits N: number of line is 2/1 Set CGRAM address in address counter Set DDRAM address in address counter
26.3 s 18.5 s 14.3 s 26.3 s 18.5 s 14.3 s 26.3 s 18.5 s 14.3 s
0
0
0
1
AC5 AC4 AC3 AC2 AC1 AC0
0
0
1
AC6 AC5 AC4 AC3 AC2 AC1 AC0
0
1
Whether during internal operation or not can be known by reading BF. BF AC6 AC5 AC4 AC3 AC2 AC1 AC0 The contents of address counter can also be read.
D7 D7 D6 D6 D5 D5 D4 D4 D3 D3 D2 D2 D1 D1 D0 D0
0
0
0
1 1
0 1
Write data into internal RAM (DDRAM/CGRAM) Read data from internal RAM (DDRAM/CGRAM)
26.3 s 18.5 s 14.3 s 26.3 s 18.5 s 14.3 s
Note: Be sure the ST7036 is not in the busy state (BF = 0) before sending an instruction from the MPU to the ST7036. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Instruction Table for the list of each instruction execution time.
V1.1
26/72
2003/12/24
ST7036
instruction table at "Extension mode"
(when "EXT" option pin connect to VSS, the instruction set follow below table)
Instruction Execution Time OSC= OSC= OSC= 380kHz 540kHz 700kHz 1.08 ms 1.08 ms 0.76 ms 0.76 ms 0.59 ms 0.59 ms
Instruction
Instruction Code
RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0
Description
0 1
Clear Display Return Home Entry Mode Set Display ON/OFF Function Set Set DDRAM Address Read Busy Flag and Address Write Data to RAM Read Data from RAM
0
0
0
0
0
0
0
0
Write "20H" to DDRAM. and set DDRAM address to "00H" from AC Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.
0
0
0
0
0
0
0
0
1
x
0
0
0
0
0
0
0
1
I/D
Sets cursor move direction and specifies display shift. These S operations are performed during data write and read.
B
26.3 s 18.5 s 14.3 s
0
0
0
0
0
0
1
D
C
D=1:entire display on C=1:cursor on B=1:cursor position on
26.3 s 18.5 s 14.3 s
0
0
0
0
1
DL
N
DL: interface data is 8/4 bits N: number of line is 2/1 DH IS2 IS1 DH: double height font IS[2:1]: instruction table select Set DDRAM address in address counter
26.3 s 18.5 s 14.3 s
0
0
1
AC6 AC5 AC4 AC3 AC2 AC1 AC0
26.3 s 18.5 s 14.3 s
0
1
Whether during internal operation or not can be known by reading BF. BF AC6 AC5 AC4 AC3 AC2 AC1 AC0 The contents of address counter can also be read.
D7 D7 D6 D6 D5 D5 D4 D4 D3 D3 D2 D2 D1 D1 D0 D0
0
0
0
1 1
0 1
Write data into internal RAM (DDRAM/CGRAM/ICONRAM) Read data from internal RAM (DDRAM/CGRAM/ICONRAM)
26.3 s 18.5 s 14.3 s 26.3 s 18.5 s 14.3 s
V1.1
27/72
2003/12/24
ST7036
Instruction table 0(IS[2:1]=[0,0])
S/C and R/L: Set cursor moving and display shift 26.3 s 18.5 s 14.3 s X control bit, and the direction, without changing DDRAM data. Set CGRAM address in address counter 26.3 s 18.5 s 14.3 s
Cursor or Display Shift Set CGRAM
0
0
0
0
0
1
S/C R/L
X
0
0
0
1
AC5 AC4 AC3 AC2 AC1 AC0
Instruction table 1(IS[2:1]=[0,1])
Bias Set Set ICON Address Power/ICON Control/ Contrast Set Follower Control Contrast Set
0
0
0
0
0
1
BS
1
0
BS=1:1/4 bias BS=0:1/5 bias 26.3 s 18.5 s 14.3 s FX FX: fixed on high in 3-line application and fixed on low in other applications. Set ICON address in address counter. 26.3 s 18.5 s 14.3 s
0
0
0
1
0
0
AC3 AC2 AC1 AC0
0
0
0
1
0
1
Ion Bon C5
Ion: ICON display on/off Bon: set booster circuit on/off C4 C5,C4: Contrast set for internal follower mode. Fon: set follower circuit on/off
26.3 s 18.5 s 14.3 s
0
0
0
1
1
0
Fon
Rab Rab Rab Rab2~0: 2 1 0 C2 C1 C0
26.3 s 18.5 s 14.3 s
select follower amplified ratio. Contrast set for internal follower mode. 26.3 s 18.5 s 14.3 s
0
0
0
1
1
1
C3
Instruction table 2(IS[2:1]=[1,0])
Double Height Position Select Reserved
0
0
0
0
0
1
UD
X
x
x
UD: Double height position select
26.3 s 18.5 s 14.3 s
0
0
0
1
X
X
X
X
X
X
Do not use (reserved for test)
26.3 s 18.5 s 14.3 s
Instruction table 3(IS[2:1]=[1,1]):Do not use (reserved for test)
V1.1
28/72
2003/12/24
ST7036 Instruction Description
Clear Display
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 1
Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").
Return Home
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 1 X
Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.
Entry Mode Set
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 1 I/D S
Set the moving direction of cursor and display.
I/D : Increment / decrement of DDRAM address (cursor or blink) When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.
When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1. * CGRAM operates the same as DDRAM, when read from or write to CGRAM.
S: Shift of entire display When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed. If
S = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1" : shift left, I/D = "0" : shift right).
S
H H
I/D
H L
Description
Shift the display to the left Shift the display to the right
V1.1
29/72
2003/12/24
ST7036
Display ON/OFF
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 1 D C B
Control display/cursor/blink ON/OFF 1 bit register.
D : Display ON/OFF control bit When D = "High", entire display is turned on.
When D = "Low", display is turned off, but display data is remained in DDRAM.
C : Cursor ON/OFF control bit When C = "High", cursor is turned on.
When C = "Low", cursor is disappeared in current display, but I/D register remains its data.
B : Cursor Blink ON/OFF control bit When B = "High", cursor blink is on, that performs alternate between all the high data and display
character at the cursor position. When B = "Low", blink is off.
Alternating display Every 64 frames Cursor
Cursor or Display Shift
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 S/C R/L X X
S/C: Screen/Cursor select bit When S/C="High", Screen is controlled by R/L bit.
When S/C="Low", Cursor is controlled by R/L bit.
R/L: Right/Left When R/L="High", set direction to right.
When R/L="Low", set direction to left. Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.
S/C
L L H H
R/L
L H L H
Description
Shift cursor to the left Shift cursor to the right Shift display to the left. Cursor follows the display shift
AC Value
AC=AC-1 AC=AC+1 AC=AC
Shift display to the right. Cursor follows the display shift AC=AC
V1.1
30/72
2003/12/24
ST7036
Function Set
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 1 DL N DH IS2 IS1
DL : Interface data length control bit When DL = "High", it means 8-bit bus mode with MPU.
When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode. When 4-bit bus mode, it needs to transfer 4-bit data by two times.
N : Display line number control bit When N = "High", 2-line display mode is set.
When N = "Low", it means 1-line display mode. When "N3" option pin connect to VDD, N must set "N=1".
DH : Double height font type control bit When DH = " High " and N= "Low", display font is selected to double height mode(5x16 dot),RAM address
can only use 00H~27H. When DH= "High" and N= "High", it is forbidden. When DH = " Low ", display font is normal (5x8 dot).
N
L L H H
EXT option pin connect to high DH Character Display Lines Font
L H L H 1 1 2 2 5x8 5x8 5x8 5x8
EXT option pin connect to low Character Display Lines Font
1 1 2
Forbidden
5x8 5x16 5x8
2 line mode normal display (DH=0/N=1)
1 line mode with double height font (DH=1/N=0)
V1.1
31/72
2003/12/24
ST7036
IS[2:1]: instruction table select When IS[2:1]=(0,0): normal instruction be selected(refer instruction table 0)
When IS[2:1]=(0,1):extension instruction be selected(refer instruction table 1 ) When IS[2:1]=(1,0):extension instruction be selected(refer instruction table 2 ) When IS[2:1]=(1,1):Do not use (reserved for test)
Double height position set: IS[2:1]=(1,0)
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 UD X X X
UD: Select double height font display position of screen.(N3=VDD)
When UD = "High", double height font is show on Com1~Com16.
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 0 0 AC3 AC2 AC1 AC0
When UD = "Low", double height font is show on Com9~Com24.
DH
H H L
UD
H L X
2 LINES(N3=VSS)
Com1~Com16 Double Height
3 LINES(N3=VDD)
Com1~Com16 Double Height Com17~Com24 Normal Display Com1~Com8 Normal Display Com1~Com16 Double Height Com9~Com24 Double Height Normal Display Normal Display
V1.1
32/72
2003/12/24
ST7036
3 Line mode normal display (DH = 0 / N = 1 / UD = dont care )
COM1 ..8 is normal , COM9 .. 24 is a double height font (DH = 1 / N = 1 / UD = 0 )
COM17 ..24 is normal , COM1 .. 16 is a double height font (DH = 1 / N = 1 / UD = 1 )
V1.1
33/72
2003/12/24
ST7036
Set CGRAM Address
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 AC5 AC4 AC3 AC2 AC1 AC0
Set CGRAM address to AC. This instruction makes CGRAM data available from MPU.
Set DDRAM Address
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 1 AC6 AC5 AC4 AC3 AC2 AC1 AC0
Set DDRAM address to AC. This instruction makes DDRAM data available from MPU. When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH". In 2-line display mode (N = 1), DDRAM address in the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H". In 3-line display mode (N3=1, N=1), DDRAM address in the 1st line is from "00H" to "OFH", DDRAM in the 2nd line is from "10H" to "1FH", and DDRAM in the 3rd line is from "20H" to "2FH".
Read Busy Flag and Address
RS R/W 0 1
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 BF AC6 AC5 AC4 AC3 AC2 AC1 AC0
When BF = "High", indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR. After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.
V1.1
34/72
2003/12/24
ST7036
Write Data to CGRAM,DDRAM or ICON RAM
RS R/W 1 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 D7 D6 D5 D4 D3 D2 D1 D0
Write binary 8-bit data to CGRAM,DDRAM or ICON RAM The selection of RAM from DDRAM, CGRAM or ICON RAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set, ICON RAM address set. RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.
Read Data from CGRAM,DDRAM or ICON RAM
RS R/W 1 1
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 D7 D6 D5 D4 D3 D2 D1 D0
Read binary 8-bit data from DDRAM/CGRAM./ICON RAM The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.
V1.1
35/72
2003/12/24
ST7036
Bias Set
BS: bias selection When BS="High", the bias will be 1/4
When BS="Low", the bias will be 1/5 BS will be invalid when external bias resistors are used(OPF1=1,OPF2=1)
FX: must be fixed on high in 3-line application and fixed on low in other applications. Set ICON RAM address
Set ICON RAM address to AC. This instruction makes ICON data available from MPU. When IS=1 at Extension mode, The ICON RAM address is from "00H" to "0FH".
Power/ICON control/Contrast set(high byte)
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 0 1 ION BON C5 C4
Ion: set ICON display on/off When Ion = "High", ICON display on.
When Ion = "Low", ICON display off.
Bon: switch booster circuit Bon can only be set when internal follower is used (OPF1=0,OPF2=0).
When Bon = "High", booster circuit is turn on. When Bon = "Low", booster circuit is turn off.
C5,C4 : Contrast set(high byte) C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0).They can more precisely adjust the input reference voltage of V0 generator. The details please refer to the supply voltage for LCD driver.
V1.1
36/72
2003/12/24
ST7036
Follower control
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Rab Rab Rab 0 1 1 0 FON 2 1 0
Fon: switch follower circuit Fon can only be set when internal follower is used (OPF1=0,OPF2=0). When Fon = "High", internal follower circuit is turn on.
When Fon = "Low", internal follower circuit is turn off. Note that Fon must be set to "Low" if (OPF1, OPF2) is not (0,0).
Rab2,Rab1,Rab0 : V0 generator amplified ratio
Rab2,Rab1,Rab0 can only be set when internal follower is used (OPF1=0,OPF2=0).They can adjust the amplified ratio of V0 generator. The details please refer to the supply voltage for LCD driver.
Contrast set(low byte)
RS R/W 0 0
DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 1 1 1 C3 C2 C1 C0
C3,C2,C1,C0:Contrast set(low byte)
C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0).They can more precisely adjust the input reference voltage of V0 generator. The details please refer to the supply voltage for LCD driver.
V1.1
37/72
2003/12/24
ST7036 Reset Function
Initializing by Internal Reset Circuit
An internal reset circuit automatically initializes the ST7036 when the power is turned on. The following instructions are executed during the initialization. The busy flag (BF) is kept in the busy state (BF = 1) until the initialization ends. The busy state lasts for 40 ms after VDD rises to stable. 1. 2. Display clear Function set: DL = 1; 8-bit interface data N = 0; 1-line display DH=0; normal 5x8 font IS[2:1]=(0,0); use instruction table 0 3. Display on/off control: D = 0; Display off C = 0; Cursor off B = 0; Blinking off 4. Entry mode set: I/D = 1; Increment by 1 S = 0; No shift 5. 6. 7. 3 line: FX=1 1/2 line: FX=0 ICON control Ion=0; ICON off Power control BS=0; 1/5bias Bon=0; booster off Fon=0; follower off (C5,C4,C3,C2,C1,C0)=(1,0,0,0,0,0) (Rab2,Rab1,Rab0)=(0,1,0) 8. Double Height Position Select UD=0, double height font is show on Com9~Com24. Note: If the electrical characteristics conditions listed under the table Power Supply Conditions Using Internal Reset Circuit are not met, the internal reset circuit will not operate normally and will fail to initialize the ST7036. When internal Reset Circuit not operate,ST7036 can be reset by XRESET pin from MPU control signal.
V1.1
38/72
2003/12/24
ST7036 Initializing by Instruction
8-bit Interface (fosc=380kHz)
P O W E R O N o r e x te r n a l r e s e t
W a it tim e > 4 0 m S A fte r V D D s ta b le
F u n c tio n s e t
RS 0 R /W 0 DB7 0 DB6 0 DB5 1 DB4 1 DB3 N DB2 DH DB1 IS 2 DB0 IS 1
B F cannot be c h e c k e d b e fo r e th is in s tr u c tio n .
W a it tim e > 2 6 .3 S
F u n c tio n s e t
RS 0 R /W 0 DB7 0 DB6 0 DB5 1 DB4 1 DB3 N DB2 DH DB1 IS 2 DB0 IS 1
B F cannot be c h e c k e d b e fo r e th is in s tr u c tio n .
W a it tim e > 2 6 .3 S
In te r n a l O S C fr e q u e n c y
RS 0 R /W 0 DB7 0 DB6 0 DB5 0 DB4 1 DB3 BS DB2 F2 DB1 F1 DB0 F0
W a it tim e > 2 6 .3 S
C o n tr a s t s e t
RS 0 R /W 0 DB7 0 DB6 1 DB5 1 DB4 1 DB3 C3 DB2
C2
DB1
C1
DB0
C0
W a it tim e > 2 6 .3 S
P o w e r /IC O N /C o n tr a s t c o n t ro l
RS 0 R /W 0 DB7 0 DB6 1 DB5 0 DB4 1 DB3 Io n DB2
Bon
DB1
C5
DB0
C4
W a it tim e > 2 6 .3 S
F o llo w e r c o n tr o l
RS 0 R /W 0 DB7 0 DB6 1 DB5 1 DB4 0 DB3 Fon DB2
R ab2
DB1
R ab1
DB0
R ab0
W a it tim e > 2 6 .3 S
D is p la y O N /O F F c o n tr o l
RS 0 R /W 0 DB7 0 DB6 0 DB5 0 DB4 0 DB3 1 DB2 D DB1 C DB0 B
W a it tim e > 2 6 .3 S
In itia liz a tio n e n d
V1.1
39/72
2003/12/24
ST7036
Initial Program Code Example For 8051 MPU(8 Bit Interface): ;--------------------------------------------------------------------------------INITIAL_START: CALL DELAY40mS MOV A,#38H ;FUNCTION SET CALL WRINS_NOCHK ;8 bit, N=1,5*7dot CALL DELAY30uS MOV A,#38H ;FUNCTION SET CALL WRINS_NOCHK ;8 bit, N=1,5*7dot CALL DELAY30uS MOV A,#14H ;set bias CALL WRINS_CHK CALL DELAY30uS MOV A,#78H ;Contrast set adjustment CALL WRINS_CHK CALL DELAY30uS MOV A,#5EH ;Power/ICON/Contrast control CALL WRINS_CHK CALL DELAY30uS MOV A,#6AH ;Follower control CALL WRINS_CHK CALL DELAY30uS MOV A,#0CH ;DISPLAY ON CALL WRINS_CHK CALL DELAY30uS MOV A,#01H ;CLEAR DISPLAY CALL WRINS_CHK CALL DELAY2mS MOV A,#06H ;ENTRY MODE SET CALL WRINS_CHK ;CURSOR MOVES TO RIGHT CALL DELAY30uS ;--------------------------------------------------------------------------------MAIN_START: XXXX XXXX XXXX XXXX ;--------------------------------------------------------------------------------WRINS_CHK: CALL CHK_BUSY WRINS_NOCHK: CLR RS ;EX: Port 3.0 CLR RW ;EX: Port 3.1 SETB E ;EX:Port 3.2 MOV P1,A ;EX:Port 1=Data Bus CLR E MOV P1,#FFH ;For Check Busy Flag RET ;--------------------------------------------------------------------------------CHK_BUSY: ;Check Busy Flag CLR RS SETB RW SETB E JB P1.7,$ CLR E RET
V1.1
40/72
2003/12/24
ST7036
4-bit Interface (fosc=380kHz)
V1.1
41/72
2003/12/24
ST7036
Initial Program Code Example For 8051 MPU(4 Bit Interface):
;------------------------------------------------------------------INITIAL_START: CALL DELAY40mS MOV A,#30H ; FUNCTION SET CALL WRINS_ONCE ; 8 bit, DL = 1 CALL DELAY2mS MOV CALL CALL MOV CALL CALL CALL MOV CALL CALL MOV CALL CALL MOV CALL CALL MOV CALL CALL MOV CALL CALL MOV CALL CALL MOV CALL CALL MOV CALL CALL A,#30H ; FUNCTION SET WRINS_ONCE ; 8 bit, DL = 1 DELAY30uS A,#30H ; FUNCTION SET WRINS_ONCE ; 8 bit, DL = 1 DELAY30uS CHK_BUSY A,#20H ; FUNCTION SET WRINS_ONCE ; 4 bit, DL = 0 DELAY30uS A,#29H WRINS_CHK DELAY30uS A,#14H WRINS_CHK DELAY30uS A,#78H WRINS_CHK DELAY30uS A,#5EH WRINS_CHK DELAY30uS A,#6AH WRINS_CHK DELAY30uS A,#0CH WRINS_CHK DELAY30uS A,#01H WRINS_CHK DELAY2mS ; FUNCTION SET ; 4 bit, DL = 0, N = 1, ; IS2 = 0, IS1 = 1 ;bias
;Contrast set
;Power/ICON/Contrast
;Follower control
;DISPLAY ON
XXXX ;------------------------------------------------------------------WRINS_CHK: CALL CHK_BUSY WRINS_NOCHK: PUSH A ANL A,#F0H CLR RS ;EX: Port 3.0 CLR RW ;EX: Port 3.1 SETB E ;EX: Port 3.2 MOV P1,A ;EX:Port1=Data Bus CLR E POP A SWAP A WRINS_ONCE: ANL A,#F0H CLR RS CLR RW SETB E MOV P1,A CLR E MOV P1,#FFH ;For Check Bus Flag RET ;------------------------------------------------------------------CHK_BUSY: ;Check Busy Flag PUSH A MOV P1,#FFH $1 CLR RS SETB RW SETB E MOV A,P1 CLR E MOV P1,#FFH CLR RS SETB RW SETB E NOP CLR E JB A.7,$1 POP A RET
;CLEAR DISPLAY
MOV A,#06H ;ENTRY MODE SET CALL WRINS_CHK CALL DELAY30uS ;------------------------------------------------------------------MAIN_START: XXXX XXXX XXXX
V1.1
42/72
2003/12/24
ST7036
Serial interface & IIC interface ( fosc = 380kHz )
POWER ON and external reset
Wait time >40mS After VDD stable
Function set
RS 0 R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 1 N DH IS2 IS1
Wait time >26.3S
Function set
RS 0 R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 1 N DH IS2 IS1
Wait time >26.3S
Internal OSC frequency
RS 0 R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 1 BS F2 F1 F0 RS 0
Power/ICON/Contrast control
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 C5 C4 0 0 1 0 1 Ion Bon
Wait time >26.3S
Wait time >26.3S
Contrast set
RS 0 R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 1 1 1 C3 C2 C1 C0 RS 0
Follower control
R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 1 1 0 Fon Rab2 Rab1 Rab0
Wait time >26.3S
Wait time >200mS (for power stable)
Display ON/OFF control
RS 0 R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 1 D C B
Wait time >26.3S
Initialization end
V1.1
43/72
2003/12/24
ST7036
Initial Program Code Example For 8051 MPU ( Serial Interface ) : ;--------------------------------------------------------------------------------INITIAL_START: CALL HARDWARE_RESET CALL DELAY40mS MOV A,#38H ;FUNCTION SET CALL WRINS_NOCHK ;8 bit, N=1,5*7dot CALL DELAY30uS MOV A,#39H ;FUNCTION SET CALL WRINS_NOCHK ;8 bit, N=1,5*7dot,IS=1 CALL DELAY30uS MOV A,#14H ;bias CALL WRINS_NOCHK CALL DELAY30uS MOV A,#78H ;Contrast set CALL WRINS_NOCHK CALL DELAY30uS MOV A,#5EH ;Power/ICON/Contrast control CALL WRINS_NOCHK CALL DELAY30uS MOV A,#6AH ;Follower control CALL WRINS_NOCHK CALL DELAY200mS ;for power stable MOV A,#0CH ;DISPLAY ON CALL WRINS_NOCHK CALL DELAY30uS MOV A,#01H ;CLEAR DISPLAY CALL WRINS_NOCHK CALL DELAY2mS MOV A,#06H ;ENTRY MODE SET CALL WRINS_NOCHK ;CURSOR MOVES TO RIGHT CALL DELAY30uS ;--------------------------------------------------------------------------------MAIN_START: XXXX XXXX XXXX XXXX . . .
;--------------------------------------------------------------------------------WRINS_NOCHK: PUSH 1 MOV R1,#8 CLR RS $1 RLC A MOV SI,C SETB SCL NOP CLR SCL DJNZ R1,$1 POP 1 CALL RET DLY1.5mS
V1.1
44/72
2003/12/24
ST7036 Interfacing to the MPU
The ST7036 can send data in two 4-bit operations/one 8-bit operation, serial 1 bit operation or fast I2C operation, thus allowing interfacing with 4-bit, 8-bit or I2C MPU.
For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. Bus lines DB0 to DB3
are disabled. The data transfer between the ST7036 and the MPU is completed after the 4-bit data has been transferred twice. As for the order of data transfer, the four high order bits (for 8-bit operation, DB4 to DB7) are transferred before the four low order bits (for 8-bit operation, DB0 to DB3). The busy flag must be checked (one instruction) after the 4-bit data has been transferred twice. Two more 4-bit operations then transfer the busy flag and address counter data.
Example of busy flag check timing sequence
CSB
RS
R/W
E
Internal operation
Functioning
DB7
IR7
IR3
AC3
Not Busy
AC3
IR7
IR3
Instruction write
Busy flag check
Busy flag check
Instruction write
Intel 8051 interface(4 Bit)
P1.0 to P1.3 P3.0 P3.1 P3.2 P3.3 Intel 8051 Serial
4
COM1 to COM16/24 DB4 to DB7 RS R/W E CSB ST7036
16/24
SEG1 to SEG100/80
100/80
V1.1
45/72
2003/12/24
ST7036
For 8-bit interface data, all eight bus lines (DB0 to DB7) are used.
Example of busy flag check timing sequence
CSB
RS
R/W
E
Internal operation
Functioning
DB7
Data
Busy
Busy
Not Busy
Data
Instruction write
Busy flag check
Busy flag check
Busy flag check
Instruction write
Intel 8051 interface(8 Bit)
P1.0 to P1.7 P3.0 P3.1 P3.2 P3.3 Intel 8051 Serial
8
COM1 to COM16/24 DB0 to DB7 RS R/W E CSB ST7036
16/24
SEG1 to 100/80 SEG100/80
V1.1
46/72
2003/12/24
ST7036
For serial interface data, only two bus lines (DB6 to DB7) are used.
Example of timing sequence
CSB
SI
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
SCL
1 2 3 4 5 6 7 8 9 10 11 12 13 14
RS
Intel 8051 interface ( Serial 4-line )
P1.6 to P1.7 P3.0 P3.3
2
COM1 to COM16/24 SI , SCL RS CSB
16/24
SEG1 to 100/80 SEG100/80 Intel 8051 Serial ST7036
V1.1
47/72
2003/12/24
ST7036
For I2C interface data, all eight bus lines (DB0 to DB7) are used.
Example of timing sequence
SDA
D7
D6
D5
D4
D3
D2
D1
D0
ACK
.......
D0
ACK
SCL
1 2 3 4 5 6 7 8 9
......
Intel 8051 interface ( I2C interface )
V1.1
48/72
2003/12/24
ST7036 Supply Voltage for LCD Drive
When external bias resistors are used (OPF1=1,OPF2=1)
VCC (2.7~ 5.5V) Vext VCC (2.7~ 5.5V) Vext
OPF1 OPF2 VDD VOUT VIN CAP1P CAP1N
OPF1 OPF2
VDD V0 V1 V2 V3 R V4 R VSS VR R R VLCD
V0 V1 V2 V3 V4
VR R R VLCD R R
VOUT VIN CAP1P CAP1N
VSS 1/4 bias GND 1/5 bias
GND
When built-in bias resistors(9.6K) are used (OPF1=1,OPF2=0)
VCC(2.7~5.5V) Vext
OPF1 VOUT VIN CAP1P CAP1N
VDD V0 V1 V2 V3 V4 VSS VLCD VR
OPF2
GND
V1.1
49/72
2003/12/24
ST7036
When built-in bias resistors(3.3K) are used (OPF1=0,OPF2=1)
VCC (2.7~ 5.5V) Vext
OPF2 VOUT VIN CAP1P CAP1N
VDD V0 V1 V2 V3 V4 VSS VLCD VR
OPF1
GND
When built-in voltage followers with external Vout are used (OPF1=0,OPF2=0 and instruction setting Bon=0,Fon=1)
Vext V0 VCC (2.7~ 5.5V) Don't need to connect stable capacitor when use internal follower circuit
VOUT VIN CAP1P CAP1N
VDD V0 V1 V2 V3 V4 VLCD
OPF1 OPF2 VSS
GND
V1.1
50/72
2003/12/24
ST7036
When built-in booster and voltage followers are used(OPF1=0,OPF2=0)
VCC (2.7~ 3.5V) Don't need to connect stable capacitor when use internal follower circuit
VIN VOUT CAP1P CAP1N
VDD V0 V1 V2 V3 V4 VLCD VOUT2xVDD VDD=2.7~3.5V VSS=0V 2 x step-up voltage relationships
OPF1 OPF2 VSS
GND
Note: Ensure V0 level stable, that must let |Vout-V0| over 0.5V(if panel size over 4.5",the |Vout-V0| propose over 0.8V).
|Vout-V0|>0.5V(minimum) Vout V0 VCC GND (System side) VDD VSS (ST7036Side)
V1.1
51/72
2003/12/24
ST7036
V0 voltage follower value calculation
VDD Vout(VDD)
Vref V0
Ra
Rb
Rb ) x Vref Ra +36 While Vref=VDD x ( ) 100 V0=(1+
VSS
C5 0 0 0
C4 0 0 0
C3 0 0 0 : :
C2 0 0 0
C1 0 0 1
C0 0 1 0
0 1 2 : :
Rab2 0 0 0 0 1 1 1 1
Rab1 0 0 1 1 0 0 1 1
Rab0 0 1 0 1 0 1 0 1
1+Rb/Ra 1 1.25 1.5 1.8 2 2.5 3 3.75
1 1 1
1 1 1
1 1 1
1 1 1
0 1 1
1 0 1
61 62 63
8 7 6 5 4 3 2 1 0 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63
V0 level (Condition:Booster on, Follower on, VIN=3.5V, VDD=3.0V,Display off) The recommended curve: follower = 04H
Notes: 1. 2. 3. Vout V0 V1 V2 V3 V4 Vss must be maintained. If the calculation value of V0 is higher than Vout, the real V0 value will saturate to Vout. internal built-in booster can only be used when OPF1=0,OPF2=0.
V1.1
52/72
2003/12/24
ST7036
8 7 6 5 4 3 2 1 0 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62
V0 level (Condition: VDD=5.0V, external Vout=7.0V)
The recommended curve: followe=01H
Notes: 1. 2. 3. Vout V0 V1 V2 V3 V4 Vss must be maintained. If the calculation value of V0 is higher than Vout, the real V0 value will saturate to Vout. internal built-in booster can only be used when OPF1=0,OPF2=0.
V1.1
53/72
2003/12/24
ST7036 AC Characteristics
68 Interface
RS R/W tAW6 tAH6
CSB tCYC6 tEWH E tDS6 tDH6 tEWL
D0 to D7 (Write)
tACC6 D0 to D7 (Read)
tOH6
Item
Signal
Symbol
Condition
VDD=2.7 to 4.5V Rating Min. Max. 500 -
(Ta =25C ) VDD=4.5 to 5.5V Rating Units Min. Max. 20 20 280 80 20 150 120 130 ns 400 ns ns ns ns
Address hold time Address setup time System cycle time Data setup time Data hold time Access time Output disable time Enable H pulse time Enable L pulse time
RS RS RS D0 to D7 D0 to D7 D0 to D7 D0 to D7 E E
tAH6 tAW6 tCYC6 tDS6 tDH6 tACC6 tOH6 tEWH tEWL
--
20 20
ns
-- --
400 100 40 -
CL = 100 pF 300 -- -- 200 150
Note: All timing is specified using 20% and 80% of VDD as the reference.
V1.1
54/72
2003/12/24
ST7036
Serial Interface
tCSS CSB
tCSH
tSAS RS
tSAH
tSCYC tSLW SCL tSHW
tSDS SI
tSDH
(Ta = 25C ) Item Serial Clock Period SCL "H" pulse width SCL "L" pulse width Address setup time Address hold time Data setup time Data hold time CS-SCL time RS SI CS SCL Signal Symbol Condition VDD=2.7 to 4.5V Rating Min. Max. VDD=4.5 to 5.5V Rating Min. 100 20 120 10 150 10 20 20 200 Max. ns ns ns ns Units
tSCYC tSHW tSLW tSAS tSAH tSDS tSDH tCSS tCSH
-- -- -- --
200 20 160 10 250 10 10 20 350
*1 All timing is specified using 20% and 80% of VDD as the standard.
V1.1
55/72
2003/12/24
ST7036
I2C interface
SDA
tBUF tLOW tHIGH tSU;DAT
SCL tDH;STA SDA tr tHD;DAT tf
tSU;STA
tSU;STO
Item
Signal Symbol Condition
VDD=2.7 to 4.5V Rating Min. Max.
( Ta = 25C ) VDD=4.5 to 5.5V Rating Units Min. Max.
SCL clock frequency SCL clock low period SCL clock high period Data set-up time Data hold time SCL,SDA rise time SDA SCL, SDA SCL
fSCLK tLOW tHIGH tSU;DAT tHD:DAT tr tf Cb tSU;STA tHD;STA tSU;STO SCL tBUF -- -- -- -- -- -- -- --
DC 2.5 0.6 1800 0 20+0.1Cb 20+0.1Cb -- 0.6 1.8 0.6 1.3
300K -- -- -- 0.5 300 300 400 -- -- -- --
DC 1.3 0.6 700 0 20+0.1Cb 20+0.1Cb -- 0.6 1.0 0.6 1.3
400 -- -- -- 0.5 300 300 400 -- -- -- --
kHz s ns s ns pf s s s s
SCL,SDA fall time Capacitive load represent by each bus line Setup time for a repeated START condition SDA Start condition hold time Setup time for STOP condition Bus free time between a Stop and START condition
V1.1
56/72
2003/12/24
ST7036
Internal Power Supply Reset
2.7V/4.5V
0.2V
0.2V
0.2V
trcc 0.1mStrcc10mS
tOFF tOFF1mS
Notes: tOFF compensates for the power oscillation period caused by momentary power supply oscillations. Specified at 4.5V for 5V operation, and at 2.7V for 3V operation. For if 2.7V/4.5V is not reached during 3V/5V operation, internal reset circuit will not operate normally.
Hardware reset(XRESET)
tr100nS
2.7V/4.5V
0.2V
tL>100uS
V1.1
57/72
2003/12/24
ST7036 Absolute Maximum Ratings
Characteristics
Power Supply Voltage LCD Driver Voltage Input Voltage Operating Temperature Storage Temperature
Symbol
VDD VLCD VIN TA TSTO
Value
-0.3 to +7.0 7.0- Vss to -0.3+Vss -0.3 to VDD+0.3 -40 C to + 90 C -55 C to + 125 C
o o o o
DC Characteristics
( TA = 25 , VDD = 2.7 V) Symbol Characteristics
VDD VLCD VIN ICC VIH1 VIL1 VIH2 VIL2 VOH VOL RCOM RSEG ILEAK IPUP fOSC Operating Voltage LCD Voltage Power Supply
Test Condition
V0-Vss
Min. Typ. Max.
2.7 2.7 0.7 VDD - 0.3 0.7 VDD 0.7 VDD -1 20 350 160 2 2 30 540 4.5 7.0 3.5 230 VDD 0.8 VDD 0.2 VDD 0.8 20 30 1 40 1100
Unit
V V V uA V V V V V V K K
A A
VDD=3.0V Power Supply Current (Use internal booster/follower circuit) Input High Voltage (Except OSC1) Input Low Voltage (Except OSC1) Input High Voltage (OSC1) Input Low Voltage (OSC1) Output High Voltage (DB0 - DB7) Output Low Voltage (DB0 - DB7) Common Resistance Segment Resistance Input Leakage Current Pull Up MOS Current Oscillation frequency IOH = -1.0mA IOL = 1.0mA VLCD = 4V, Id = 0.05mA VLCD = 4V, Id = 0.05mA VIN = 0V to VDD VDD = 3V VDD = 3V,1/17duty
kHz
V1.1
58/72
2003/12/24
ST7036 DC Characteristics
( TA = 25, VDD = 4.5 V)
Symbol Characteristics
VDD VLCD VIN ICC VIH1 VIL1 VIH2 VIL2 VOH VOL RCOM RSEG ILEAK IPUP fOSC Operating Voltage LCD Voltage Power Supply Power Supply Current Input High Voltage (Except OSC1) Input Low Voltage (Except OSC1) Input High Voltage (OSC1) Input Low Voltage (OSC1) Output High Voltage (DB0 - DB7) Output Low Voltage (DB0 - DB7) Common Resistance Segment Resistance Input Leakage Current Pull Up MOS Current Oscillation frequency
Test Condition
V0-Vss VDD=5.0V (Use internal booster/follower circuit) IOH = -1.0mA IOL = 1.0mA VLCD = 4V, Id = 0.05mA VLCD = 4V, Id = 0.05mA VIN = 0V to VDD VDD = 5V VDD = 5V,1/17duty
Min. Typ. Max.
4.5 2.7 0.7 VDD -0.3 0.7 VDD 0.8 VDD -1 65 350 240 5.5 7.0 3.5 340
Unit
V V V
A
2 2 95 540
VDD 0.8 VDD 1.0 VDD 0.8 20 30 1 125 1100
V V V V V V K K
A A
kHz
V1.1
59/72
2003/12/24
ST7036 LCD Frame Frequency
1/16 Duty(ST7066U normal mode); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/16 duty; 1/5 bias,1 frame =1.85us x 200 x 16 = 5.92ms=168.9Hz(SHLC and SHLS connect to High)
200 clocks 1 2 3 4 16 1 2 3 4 16 1 2 3 4 16
V0 V1 V2 COM1 V3 V4 Vss
V0 V1 V2 COM2 V3 V4 Vss
V0 V1 V2 COM16 V3 V4 Vss
V0 V1 V2 SEGx off V3 V4 Vss
V0 V1 V2 SEGx on V3 V4 Vss 1 frame
V1.1
60/72
2003/12/24
ST7036
1/17 Duty(Extension mode); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/17 duty; 1/5 bias,1 frame =1.85us x 200 x 17 = 6.29ms=159Hz(SHLC and SHLS connect to High)
200 clocks 1 2 3 4 17 1 2 3 4 17 1 2 3 4 17
V0 V1 V2 COM1 V3 V4 Vss
V0 V1 V2 COM2 V3 V4 Vss
V0 V1 V2 COM17 V3 V4 Vss
V0 V1 V2 SEGx off V3 V4 Vss
V0 V1 V2 SEGx on V3 V4 Vss 1 frame
V1.1
61/72
2003/12/24
ST7036
1/8 Duty(ST7066U normal mode); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/8 duty; 1/4 bias,1 frame = 1.85us x 400 x 8 = 5.92ms=168.9Hz(SHLC and SHLS connect to High)
400 clocks 1 2 3 4 8 1 2 3 4 8 1 2 3 4 8
V0 V1 COM1 V2 V3 V4 Vss
V0 V1 COM2 V2 V3 V4 Vss
V0 V1 COM8 V2 V3 V4 Vss
V0 V1 SEGx off V2 V3 V4 Vss
V0 V1 SEGx on V2 V3 V4 Vss 1 frame
V1.1
62/72
2003/12/24
ST7036
1/9 Duty(Extension mode); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/9 duty; 1/4 bias,1 frame = 1.85us x 400 x 9 = 6.66ms=150Hz(SHLC and SHLS connect to High)
400 clocks 1 2 3 4 9 1 2 3 4 9 1 2 3 4 9
V0 V1 COM1 V2 V3 V4 Vss
V0 V1 COM2 V2 V3 V4 Vss
V0 V1 COM9 V2 V3 V4 Vss
V0 V1 SEGx off V2 V3 V4 Vss
V0 V1 SEGx on V2 V3 V4 Vss 1 frame
V1.1
63/72
2003/12/24
ST7036
1/25 Duty( Extension mode and 3-line ); Assume the oscillation frequency is 540KHZ, 1 clock cycle time = 1.85us, 1/25 duty; 1/4 bias,1 frame = 1.85us x 160 x 25 = 7.40ms=135.1Hz(SHLC and SHLS connect to High)
160 clocks 1 2 3 4 25 1 2 3 4 25 1 2 3 4 25
V0 V1 COM1 V2 V3 V4 Vss
V0 V1 COM2 V2 V3 V4 Vss
V0 V1 COM25 V2 V3 V4 Vss
V0 V1 SEGx off V2 V3 V4 Vss
V0 V1 SEGx on V2 V3 V4 Vss 1 frame
V1.1
64/72
2003/12/24
ST7036 I/O Pad Configuration
VDD PMOS PSB PMOS VDD VDD
NMOS NMOS Input PAD (No Pull up): RS, R/W, XRESET, CSB, PSB, OPFx, OPRx, SHLx, CLS, EXT VDD PMOS PMOS VDD VDD Enable PMOS
PSB=1==>E(Floating) PSB=0==>E(Pull up)
NMOS
Data NMOS I/O PAD (Pull up): DB0-DB5
V1.1
65/72
2003/12/24
ST7036 LCD and ST7036 Connection
SHLC/SHLS ITO option pin can select at different direction for LCD panel Com normal direction/Seg normal direction
3 line x 16 characters, SHLC=1 SHLS=1 Com normal direction/Seg reverse direction
3 line x 16 characters, SHLC=1, SHLS=0 Com reverse direction/Seg normal direction
3 line x 16 characters, SHLC=0, SHLS=1 Com reverse direction/Seg reverse direction
3 line x 16 characters, SHLC=0, SHLS=0
V1.1
66/72
2003/12/24
ST7036 Application Circuit ( Normal mode )
Use internal resistor(9.6K ohm) and contrast adjust with external VR. Booster always off. Has 240 character of CGROM. Internal oscillator.
Dot Matrix LCD Panel
Vext VDD
VDD
VOUT VIN
Com 1-24
Seg 1-80
CLS SHLC SHLS N3 EXT OPF1 OPF2 OPR1 OPR2
CAP1N CAP1P V0 V1 V2 V3 RS,R/W,E,CSB,DB0-DB7,XRESET V4
ST7036
To MPU
V1.1
67/72
2003/12/24
ST7036 Application Circuit(Extension mode)
Use internal follower circuit. Booster has 2 times pump. Has 240 character of CGROM. Internal oscillator.
D ot M atrix LC D P anel
V ext VDD
VOUT V IN
C om 1-24
S eg 1-80
C LS S H LC S H LS N3 EXT OPF1 OPF2 OPR1 OPR2
C A P 1N C A P 1P V0 V1 V2 V3 R S ,R /W ,E ,C S B ,D B 0-D B 7,X R E S ET V4
S T7036
To M P U
When the heavy load is applied, the dotted line part could be added.
V1.1
68/72
2003/12/24
ST7036 Application Circuit ( for glass layout )
ST7036 over Glass,6800 serial 8bit interface, with booster and follower circuit on
V1.1
69/72
2003/12/24
ST7036
ST7036 over Glass,6800 serial 4bit interface, with booster and follower circuit on
V1.1
70/72
2003/12/24
ST7036
ST7036 over Glass, serial interface, with booster and follower circuit on
V1.1
71/72
2003/12/24
ST7036
ST7036 over Glass, I2C interface, with booster and follower circuit on
V1.1
72/72
2003/12/24

▲Up To Search▲

Price & Availability of ST7036-0A

	To Download ST7036-0A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .